0 – July. 1. Qualification Package. AT89C51ED2. FLASH 8-bit C51 Microcontroller. 64 Kbytes FLASH, 2 Kbytes EEPROM. AT89C51RD2 / AT89C51ED2. AT89C51ED2-SLSUM Microchip Technology / Atmel 8-bit Microcontrollers – MCU 64kB Flash B RAM VV datasheet, inventory, & pricing. AT89C51ED2-SLSIM Microchip Technology / Atmel 8-bit Microcontrollers – MCU 80C31 w/4k datasheet, inventory, & pricing.

Author: Shashakar Tole
Country: Uganda
Language: English (Spanish)
Genre: Automotive
Published (Last): 5 August 2015
Pages: 496
PDF File Size: 14.4 Mb
ePub File Size: 9.84 Mb
ISBN: 522-5-31714-236-5
Downloads: 32479
Price: Free* [*Free Regsitration Required]
Uploader: Goktilar

Page 74 Table The status of the Port pins during Power-Down mode is detailed in Table Page 56 Table Generate an enabled external Keyboard interrupt same behavior as external interrupt. Watchdog timers are useful for systems that are susceptible to noise, power glitches, or electrostatic discharge.

The external CEX input for the module on port 1 is sampled for a transition. Do not try to set this bit. Can also be set by software. Can not be set or dataheet by software. Set to enable timer 2 overflow interrupt. Page 66 Figure The Kbytes Flash memory can be programmed either in parallel mode or in serial mode with the ISP capability or with software. Page Table At89c5e1d2 point us to the URL datasheey the manual is located.

These inputs are available as alternate function of P1 and allow to exit from idle and power-down modes. At89c511ed2 gives a logical view of the above statements.

The second option is also not recommended if other PCA modules are being used.


Cleared to select 6 clock periods per peripheral clock cycle. To communicate with slaves B and C, but not slave A, the master must send an address with bits 0 and 1 both set e. Page 78 Table The Idle mode and the Power-Down mode.

Set by hardware to indicate that the SS pin is at inappropriate logic level.

S2 0 0 0 0 1 1 1 1 S1 S0Selected Time-out 00 – 1 machine cycles, Page Port 0: Do not set this bit. During the time that execution resumes, the internal RAM cannot be accessed; however, it is possible for the Port pins to be accessed.

This is achieved by applying an internal reset to them. The four segments are: The other characters, depending on their positions, stand for the name of a signal or the logical status of that signal. Once the internal supply after the voltage regulator reach a safety level, the power monitor then looks at the XTAL clock input. Page 32 It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously. It is possible to use Timer 2 as a baud rate generator and a clock generator simultaneously.

Page 52 Table Hardware conditions or regular boot process. Page 34 Table The dual DPTR structure is a way by which the chip will specify the address of an external data memory location. RST input has a pull-down resistor allowing power-on reset by simply connecting an external capacitor to V CC as shown in Figure Note that one ALE pulse is skipped during each access to external data memory.


Page 6 Table The programming voltage is internally generated from the standard VCC pin.

What’s missing? Tell us about it.

Save and disable interrupts. Page 38 Table A cold start reset is the one induced by VCC switch-on.

This is possible because when the port outputs a logic high, it is weakly driven, allowing an external device datassheet pull the pin low. U MOVC instruction executed from external program memory is disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further parallel programming of the on chip code memory is disabled.

Set to program PCA to be gated off during idle.

AT89C51ED2 Datasheet(PDF) – ATMEL Corporation

Ordering Information Table Page 90 Figure ISP allows devices to alter their own program memory in the actual end product under software control. Page 8 Table From level 0, one can write level 1 or level 2. VIH min changed from 0. An internal counter will count clock periods before the reset is de-asserted. Page 82 continue for a number of clock cycles before the internal reset algorithm takes control.

These modes are detailed in the following sections.